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SUMMARY 
.* 
An innovative 6-bit 1-GHz digitizer was designed to analyze 
the 1-ns pulse spreading effects in a space based altimeter. The 
digitizer consisted of four 4-bit flash A/D converters and a 
6-bit encoder, Also, the converter utilized four 4-bit converters 
and a 4-to-6 bit encoder to achieve 6 bit resolution at the 1 GHz 
sample rate. 
The design was unique because it utilized only the inverters 
and NOR gates for the converters and encoder, hence it could be 
fabricated using the existing state-of-the-art GaAs processing 
techniques. 
This GHz digitizer has many commercial applications. It 
could be applicable to (1) digital microwave transmission system 
for the telecommunication industries, (2) pulse monitoring in 
high kinetic chemical reactions, (3) transient signals in the 
medical field and (4) microwave signals in astronomy. 
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1.0 INTRODUCTION 
This report describes studies of a low power, GHz 6-bit 
digitizer system utilizing state-of-the-art GaAs technology. ,The 
objective of this SBIR program was to design and simulate the 
performance of a monolithic GaAs 6-bit GHz digitizer for space 
altimeter applications. The anticipated hardware will be a 
digitizing system which accepts short (1-10 nanosecond duration) 
laser altimeter return pulses as the input, digitizes the signal 
at a GHz rate, demultiplexes the digital data down to MHz rates, 
and stores the data in RAM for access and analysis by simple 
8- bi t mi c r o compu t e r s . 
The Phase I program was to perform a feasibility study of 
developing such a digitizer system for analyzing the spreading 
effect of 1-ns laser altimeter pulses. A system design was 
performed to define the functional blocks and circuits required, 
to perform the simulation of these circuit blocks, to define the 
system integration and the chip partitioning, to identify the 
GaAs foundry for the fabrication of the chips, and to estimate 
the performance and the power consumption of the digitizer. 
The progress on the proposed tasks was discussed in the 
following sections. Section 4 . 1  covered system design and chip 
partitioning. A survey of GaAs foundries was performed and 
implementation of the proposed design using these fabrication 
facilities was discussed in Section 4.2.  In Section 4 .3 ,  
simulation results were presented. Performance estimates were 
given in Section 4 . 4 .  
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2.0 TECHNICAL OBJECTIVES 
The objective of this program was to perform a systematic 
study leading to the development of a monolithic GaAs 6-bit GHz 
digitizer for space altimeter applications. The specification for 
the digitizer system is shown in Table I. 
Table I Target Sepcification for Digitizer 
Maximum Input Signal 1 Volt 
Input Impedance 
Sample Resolution 
Input Sample Rate 
Demultiplexed Output 
( 4  Channels) 
50 Ohms 
6-bit (16 mV) 
1 x 109 Samples/Sec. 
250 Megaword/Sec. 
RAM Storage 128 Words (Min) 
Output Interface 8-bi t par a1 le1 
Physical Size 4 "  X 5 "  X 2" (Max) 
Weight 0.5 Lb (Max) 
Projected Cost (Quantity 1) < $5000 
In the Phase I program, the following tasks were performed: 
Task 1: To perform a complete system design defining all the 
functional blocks and the circuits required. 
Task 2: To perform the design and simulation of the 
comparator and the logic gates. 
Task 3: To determine the optimal system integration of S/H 
and the A/D converter and chip partitioning. 
" Task 4:  To identify the GaAs foundry that could fabricate 
the ICs in Phase 11. 
Task 5: To determine the performance and the cost for the 
digitizer . 
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3.0 TECHNICAL PROBLEM 
Currently, NASA is constructing a prototype model of the 
Lunar Observer Laser Altimeter (LOLA) capable of continuously 
measuring the range to the lunar surface with submeter vertiqal 
resolution within a 30-300 m diameter surface footprint. This 
same instrument is also designed to provide a direct measure of 
the surface height distribution in the footprint by waveform 
analysis of the backscattered laser pulse. The wavelength of the 
altimeter is 1.06 microns. A short pulse (2 nsec) diode pumped 
Nd:YAG laser combined with a 25 cm diameter telescope, silicon 
avanlanche photodiode detector, ranging electronics, and 
instrument computer has been designed to make these measurements 
and meet all the requirements of the Lunar Geoscience Observer 
(LGO) mission. In the block diagram of LOLA system, as shown in 
Figure 1, a digitizer is needed which can achieve a nanosec 
resolution, 6 bit accuracy and can continuously process 100 
nanosec time frames at a 50 Hz rate. 
Figure 1- System diagram of the Lunar Observer Laser Altimeter. 
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4.0 STUDY RESULTS 
4.1 System Design & Chip Partitioning 
In Phase I an innovative design for a 1 GHz sample rate 
4 
digitizer was performed based upon state-of-the-art high speed 
GaAs integrated circuits and interfacing to conventional micro- 
computers. The digitizer block diagram was shown in Fig. 2. 
6 BIT. 1 6HZ DIGITIZER 
I 
INTEFACE - 
Figure 2- Block diagram. of 6-bit GHz digitizer 
This digitizer was separated into subsystem integrated 
circuits: 1) Four 4-bit GaAs A/D converters, 2) an encoder which 
took the four 4-bit A/D outputs and encoded them into a 6-bit 
wofd, 3 )  a 1-to-4 demultiplexer to reduce the data rate, 4) a 
random-access-memory for buffering the output to the altimeter 
computer, and 5 )  a high speed 1 GHz clock for synchronizing each 
of the subsystem elements. The A/D converter and decoder could 
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be f a b r i c a t e d  u s i n g  GaAs enhancement  and d e p l e t i o n  mode ( E / D )  
t e c h n o l o g y .  
4 .1 .1  4 - b i t  A/D C o n v e r t e r  
The 4 - b i t  A/D c o n v e r t e r ,  shown i n  F i g u r e  3, c o n s i s t e d  o f  1 6  
comparators, t h e  o u t p u t  o f  which were encoded i n t o  a 4-b i t  word 
w i t h  a n  a d d i t i o n a l  b i t  f o r  c a r r y .  
were u s e d ,  t h e  f o u r  4 -b i t  o u t p u t  words c o u l d  f u r t h e r  be encoded  
When f o u r  of  t h e s e  4 - b i t  A / D s  
i n t o  one  6 - b i t  word t o  form a 6 - b i t  A/D c o n v e r t e r .  The r e p e a t e d  
used  of t h e  s i m p l e r  4 b i t  d e c o d e r  would minimize  d e s i g n  time and 
l a y o u t  e r r o r s .  
4-B IT  A/D CONVERTER 
a 
B4 
F i g u r e  3- 4 -b i t  A/D c o n v e r t e r  w i t h  16 c o m p a r a t o r s  
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The d e s i g n  of  t h e  4 -b i t  A/D c o n v e r t e r s  was s u c h  t h a t  t h e  
incoming s i g n a l  was l e v e l - d e t e c t e d  by t h e  16 c o m p a r a t o r s  and en- 
coded i n t o  a 4 b i t  word. No te  h e r e  t h a t  o n l y  NOR g a t e s ,  i n v e r t -  
e r s  and  D f l i p - f l o p s  were used .  T h i s  is a v e r y  i m p o r t a n t  and 
i n n o v a t i v e  p a r t  of  t h i s  d e s i g n  which makes t h e  c i r c u i t  r e a l i z a b l e  
.4 
u s i n g  c u r r e n t  GaAs t echno logy .  
4.1.2 6 - b i t  Encoder 
The d e s i g n  of  t h e  6 - b i t  e n c o d e r ,  c o n v e r t i n g  t h e  f o u r  4-bi t  
words i n t o  a 6 - b i t  o u t p u t ,  was shown i n  F i g .  4 .  I n  a d d i t i o n  
6 B I T  ENCODER 
. 
F i g u r e  4- 6 - b i t  encode r  us ing  t h e  f o u r  4 -b i t  words 
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to using the four 4-bit words it also used the four top 
comparator outputs as the arithmetic "carry" in the encoding 
process. 
The natural chip partitioning would be to separate the :-bit 
D/A converter and the 4-to-6 bit encoder into two chips. The two 
chips would have about the same complexity, hence optimizing the 
yield. It also had the advantage of minimizing the design effort 
required because same circuit block (the 4-bit A/D converter) 
would be used repetitively in the system. Furthermore, in this 
system design, the 4-bit D/A converter chip could be a stand 
alone unit which would be used independently without the 4-to-6 
bit encoder. In the final system integration, four 4-bit A/D 
chips would be used for each encoder chip. During masking, this 
ratio for the two chips could be maintained in the step-and- 
repeat process so that both chips in the 4:l ratio were provided 
by a single mask set. 
In this system design, the chip partitioning also made it 
possible to use 4-bit D/A converters available by other ven- 
dors. The risk and the amount of work for implementation in Phase 
I1 could further be reduced. 
4.2 GaAs Foundry Selection 
The GaAs foundries surveyed total 18. They were Adams 
Russell, Anadigics, Avantek, COMSAT, Ford, Gain Electronics, 
Harris Semiconductor, ITT, M/A Com, Microwave Semiconductor, 
Ple'ssey, Sanders, TaChOniCS, Texas Instruments, TriQuint, and 
Varian, Vettesse, and Giga-Bit Logic. Because of the mix of 
analog and digital low power circuits required for the current 
program, enhancement and depletion (E/D) FETs are necessary in 
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order to achieve the low power consumption goal of around l-watt. 
E/D processes were available from Gain Electronics, ITT, 
TriQuint Semiconductor, Giga-Bit, and Vettesse. TriQuint was 
chosen as the primary foundry for the digitizer because it had 
the most complete process and device documentation and the 
.i 
stability of its process. Subsequently, the design manual, the 
device models, and the cell library were purchased from TriQuint 
in order to initiate circuit design and computer simulation. 
4.3 Functional Block Definition & Simulation 
The circuits in the 4-bit A/D converter and the encoder 
shown in Figs. 2 and 3 were designed with a minimum number of 
components. The main components needed were the comparators, 
inverters, NOR gates, and the D flip-flops. Typically, a given 
logic function such as an encoder could be implemented very 
simply if all five logic gates, inverter, OR, NOR, AND, and NAND 
were available. However, in the E/D logic family, only inverters 
and NOR gates could be designed effectively. While these two 
would be sufficient to implement all logic functions, the 
resultant circuitry was only slightly more complex than if all 
five gates were available. The innovation of the converter and 
the encoder design was that they were designed with only 
inverters and NOR gates for their digital sections. Thus they 
were realizable using today's state-of-the-art GaAs processing 
facilities. 
' The design method used for the GaAs circuits utilized the 
device equivalent circuit models for the TriQuint QED/A Process. 
The D-mode FET in this process had a threshold voltage of -0.6 
while for an E-mode FET 0.15. Besides, mixed mode device was 
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also available for power applications and switching with a 
threshold voltage of 2.0. 
components were designed with D-mode and E-mode devices. 
Hence, all building blocks and circuit 
The NOR gate design is shown in Fig. 5 .  It consisted of4two 
parallel inputs A and B in an inverter configuration. The load of 
the inverter was active and used a D-mode FET. The output of the 
inverter was buffered by a source follower for low impedance fan- 
out capabilities. 
allow the input signal to effectively turn off the input E-mode 
FETs. The inverter design was similar to the NOR gate design with 
only one input FET. Both the inverter and the NOR gate had been 
computer simulated with the SPICE program. 
The diode level shifter in the input was to 
J 
-r 
0 1. 
0 
Figure 5- NOR gate design with E/D process 
In Fig. 6, the solid line showed the input and output 
voltage relationship of the inverter. The dashed line was with 
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the input and 
2 
output relationship reversed. 
:! \ 
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Figure 6- Inverter response and noise margin 
The two large loops formed by the two curves indicated very 
good noise margin for the inverter design. Let, for example, a 
number of inverters be connected in series as shown in Fig. 7 
with A, B, and C as the output nodes. If a logic high input, very 
A B C 
Figure 7- Inverters in series 
close to the intersecting point I, was applied to A, then the 
outputs B and C would progressively move away from I making the 
-1 2- 
logic level more distinct and less ambiguous as shown by the 
stair case curve. For critical path analysis, the gate delay 
through an inverter or equivalently a NOR gate was important. The 
computer simulated transient response of an inverter for a pulsed 
input was shown in Fig. 8. The fall time delay is around 40-ps 
4 
while the rise time delay 120-ps. 
Fig 
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' The D flip-flop required in the circuit was designed with 
the six NOR gate configuration as shown in Fig. 9. 
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Figure 9- Six NOR gate D flip-flop 
The simulation of the D flip-flop was performed with the 
standard divide-by-two circuit configuration where the D-input is 
connected to the Q output and similarly for the inverted input 
and output, The output frequency was then half of the clock 
frequency, as shown in Fig. 10. The propagation delay was about 
480-PS. 
The key analog component of the D/A converter was the 
comparator. It had to convert a small voltage differential into 
a full logic signal, which implies large voltage gain. Several 
versions of the comparator had been studied and. simulated. Most 
did not have the required gain to function effectively. The 
fin'al version had a master-slave structure which used a 
positive feedback in the slave section to achieve the desired 
gain. The schematic of the comparator was shown in Fig. 11. 
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. 
Figure 10- Simulated output of t h e  D f l i p - f l o p  a s  a div-by-2 
-15- 
Figure 11 Schematic of the comparator 
Computer simulation of its performance was shown in Fig. 
12. For the differential inputs of the comparator, one input was 
a constant voltage of 2 - 5 4  while the other input, denoted by ( * )  
in Fig. 11, was a triangular waveform with an amplitude of 10-mV 
around the reference voltage of 2.5-V. The clock pulse signal at 
1-GHz was indicated by (+) while the output of the comparator, 
valid only when the clock was low, was denoted by (=). At the 
falling edge of the clock signal (+), data was transferred from 
the master comparator to the slave latch. Clearly, less than 
10-mV input differential voltage was sufficient to trigger the 
comparator output. The input signal swing was expected to be 
around 1-V. The required 6-bit voltage resolution was 16-mV. 
Hence the comparator gain resolution was sufficient for the 6-bit 
A/D converter application. In fact, the limiting factor for the 
comparator voltage resolution was the material-related threshold 
-16- 
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voltage hysteresis and inhomogeneity rather than the minimum 
triggering voltage of the circuit. 
(., . . . .  * .-.- ......... ,.I... I....... ,.U.. 
,.I ........... ..I.., Q.- *.lie *..I.. 
.......................... 
........................... 
Figure 12- Simulation of comparator performance 
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4.3.1 RAM B u f f e r  Memory 
A 4 : l  d e m u l t i p l e x e r  and a random access memory ( R A M )  b u f f e r  
memory was d e s i g n e d  t o  p r o v i d e  t empora ry  s t o r a g e  f o r  t h e  h i g h  
s p e e d  d a t a  and a l l o w  a r e l a t i v e l y  s l o w  e x t e r n a l  8 - b i t  computer  t o  
access t h e  a c q u i s i t i o n  d a t a .  The subsys t em a r c h i t e c t u r e  was shown 
i n  F i g u r e  13. The 1 G H z  sample  c l o c k  was d i v i d e d  by 4 t o  g e n e r a t e  
4 
I L 
F i g u r e  13- R A M  B u f f e r  Memory and d e m u l t i p l e x e r  p r o v i d i n g  
i n t e r f a c i n g  t o  a r e l a t i v e l y  s low 8 - b i t  computer .  
d e m u l t i p l e x e r  c o n t r o l  s i g n a l s  and t o  d i s t r i b u t e  t h e  d a t a  s a m p l e s  
i n t o  4 p a r a l l e l  s t r e a m s  a t  250 MHz. The 250 MHz c l o c k  was used 
t o  i n c r e m e n t  a h i g h  speed  c o u n t e r  which i n  t u r n  g e n e r a t e d  
a d d r e s s e s  f o r  t h e  GaAs RAMS. The GaAs RAM and d e m u l t i p l e x e r  
c i r c u i t s  were a v a i l a b l e  commerc ia l ly  (Vi t tesse  and Giga-Bit  
-18- 
. Logic )  and t h u s  would be used i n  t h e  Phase I1 i m p l e m e n t a t i o n .  
When t h e  s u p e r v i s o r y  p r o c e s s o r  (of  t h e  a l t ime te r  compute r )  
a s s e r t e d  t h e  SETRUN s i g n a l ,  t h e  2 : l  m u l t i p l e x e r  f e d  t h e  h i g h  
d a t a  r a t e  s i g n a l  t o  t h e  c o u n t e r .  Upon a STOP s i g n a l  from t h e  
a l t imeter  compute r ,  t h e  MUX s w i t c h e d  t h e  c o u n t e r  t o  u s e  a d d r e s s  
.t 
advance  s i g n a l s  from t h e  s u p e r v i s o r  p r o c e s s o r ,  The s u p e r v i s o r  
p r o c e s s o r  c o u l d  a s s e r t  t h e  R A M  o u t p u t  e n a b l i n g  t o  r e a d  t h e  R A M  
c o n t e n t s .  By a l t e r n a t e l y  a s s e r t i n g  ADDR ADVANCE and R A M  OE, 
a l l  o f  t h e  s t o r e d  b y t e s  were read o u t  t o  t h e  a l t ime te r  compute r .  
The v a r i o u s  s u p e r v i s o r y  s i g n a l s  were d e r i v e d  from b u s s  c o n t r o l  
s i g n a l s  u s i n g  programmable a r r a y  l o g i c  ( n o t  shown) t o  decode  
a d d r e s s e s  and s t r o b e s  a p p r o p r i a t e l y .  
4 .4  Per fo rmance  E s t i m a t e  
A l l  t h e  computer s i m u l a t i o n s  had been per formed w i t h  a c lock  
f r e q u e n c y  o f  1-GHz. The g a t e  d e l a y s  had a l s o  been found t o  be 
less t h a n  500-ps. An A/D c o n v e r t e r s  c o u l d ,  t h e r e f o r e ,  be 
d e s i g n e d  w i t h  t h e s e  b u i l d i n g  b l o c k s  t o  pe r fo rm t o  1-GHz r a t e .  The 
c o m p a r a t o r  had been d e s i g n e d  a s  a synchronous  c i r c u i t .  I t  w a s  
c l o c k - d r i v e n  by t h e  main G H z  c l o c k  and s i m u l t a n e o u s l y  sampled and  
l a t c h e d  t h e  i n p u t  waveform o n l y  a t  t h e  f a l l i n g  edge  of t h e  c l o c k  
s i g n a l .  The power consumption break-down was e s t i m a t e d  t o  be a s  
f o l l o w s :  The compara to r s  a t  2.4-mW each  consumed 153-mW. 259 
i n v e r t e r s  and NOR g a t e s  a t  2-mW l e v e l  were 518 mW. The D 
f l i p - f l o p s  a t  12-mW p e r  g a t e  would u s e  216-mW. The t o t a l  power 
would be a b o u t  887-mW. There  were a number of i n t e r s t a g e  
b u f f e r s ,  i n p u t  and o u t p u t  b u f f e r s  and c l o c k  b u f f e r s  w i t h  an  
ove rhead  power budget  of  25% of t h e  t o t a l ,  
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t The cost of the circuits were difficult to estimate because 
of the uncertainty in the die yield. In low production quantit- 
ies with $2000 per wafer and 30% yield, the unit die cost would 
be $7 per circuit. The testing and packaging cost could increase 
the cost to about $200 per circuit. A total estimated digitizer 
cost in low volume quantities is estimated to be $5000. 
4 
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.f 5 .8  CONCLUSION AND RECOOMENDATION 
In Phase I, a miniature, low power, GaAs monolithic GHz 
waveform digitizer was designed for analyzing space-base laseir 
altimeter pulse spreading effect. It consisted of a 6-bit GaAs 
flash A/D converter using the enhancement/depletion (E/D) 
technology with latching comparators, a demultiplexer to reduce 
output data rate and a surface acoustic wave (SAW) oscillator for 
the GHz clock. 
The results of the feasibility study confirmed that: 1) The 
E/D GaAs technology minimized the power consumptions of the 6-bit 
A/D converter to less than 1 watt, 2) the E/D latching 
comparators provided high gain and reduced the comparator off-set 
voltage down to 15 mV, thus making the 6-bit dynamic range 
realizable, 3) the demultiplexer made the GaAs data stream 
accessible to low speed memories and processors, and 4) the GHz 
SAW oscillator provided a stable clock signal with low power 
drain because of the elimination of a frequency multiplier chain. 
Based on the studies of Phase I, it is recommended that a 
hardware demonstration model be developed. It is further 
recommended that the development of a prototype digitizer system 
be integrated into the Lunar Observer Laser Altimeter (LOLA) 
sys tem. 
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